Power MOSFET

30 V, 19 A, Single N-Channel, SOIC-8 FL

Features

- Fast Switching Times
- Low Gate Charge
- Low R_{DS(on)}
- Low Inductance SOIC-8 Package
- These are Pb-Free Devices

Applications

- Notebooks, Graphics Cards
- DC-DC Converters
- Synchronous Rectification

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise stated)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V_{DSS}	30	V
Gate-to-Source Voltage	Gate-to-Source Voltage			±20	V
Continuous Drain Current	Steady T _A = 25°C		I _D	11.5	Α
(Note 1)	State	T _A = 85°C		8.0	
	t ≤ 10 s	T _A = 25°C		19	
Power Dissipation (Note 1)	Steady State T _A = 25°C		P _D	2.2	W
	t ≤ 10 s			6.25	
Continuous Drain Current	Steady	T _A = 25°C	I _D	7.8	Α
(Note 2)		T _A = 85°C		5.6	
Power Dissipation (Note 2)	State	T _A = 25°C	P _D	1.0	W
Pulsed Drain Current	t _p ≤	10 μs	I _{DM}	58	Α
Operating Junction and Storage Temperature			T _J , T _{STG}	–55 to 150	°C
Source Current (Body Diode)			I _S	6.25	Α
Single Pulse Drain-to-Source Avalanche Energy. V_{DD} = 25 V, V_{GS} = 10 V, I_{PK} = 7.0 A, L = 10 mH, R_G = 25 Ω			E _{AS}	245	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	56.5	°C/W
Junction-to-Ambient – $t \le 10 \text{ s (Note 1)}$	$R_{\theta JA}$	20	
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	124	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).
- Suriace-mounted on FR4 board using the minimum recommended pad size (Cu area = 0.412 in sq).




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS} R _{DS(on)} Typ		I _D Max
30 V	7.3 mΩ @ 10 V	19 A
	10.1 mΩ @ 4.5 V	1074

N-Channel





PIN ASSIGNMENT D S

S

S

MARKING DIAGRAM &

4708N

AYWW =

D

D

SOIC-8 FLAT LEAD CASE 488AA STYLE 1

4708N = Specific Device Code A = Assembly Location Y = Year

WW = Work Week
■ Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION


Device	Package	Shipping [†]
NTMFS4708NT1G	SOIC-8 FL (Pb-Free)	1500 / Tape & Reel
NTMFS4708NT3G	SOIC-8 FL (Pb-Free)	5000 / Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition	on	Min	Тур	Max	Unit
OFF CHARACTERISTICS	•				•		
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J				10		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}		T _J = 25°C			1.0	μΑ
		V _{GS} = 0 V, V _{DS} = 24 V	T _J = 125°C			50	7
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{V}$				±100	nA
ON CHARACTERISTICS (Note 3)	•		•		•	•	•
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 2$	250 μΑ	1.0		2.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				5.0		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _D =	11.5 A		7.3	10	mΩ
		V _{GS} = 4.5 V, I _D =	9.5 A		10.1	14	1
Forward Transconductance	g _{FS}	V _{DS} = 15 V, I _D =	11.5 A		23		S
CHARGES, CAPACITANCES AND GA	ATE RESISTAN	ICE	ļ		<u>.</u>	<u>.</u>	
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 24 V			970		pF
Output Capacitance	C _{OSS}				440		1
Reverse Transfer Capacitance	C _{RSS}				115		1
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 4.5 V, V _{DS} = 15 V; I _D = 11.5 A			10	15	nC
Threshold Gate Charge	Q _{G(TH)}				1.3		7
Gate-to-Source Charge	Q _{GS}				2.6		7
Gate-to-Drain Charge	Q_{GD}				4.8		7
Gate Resistance	R_{G}				1.95		Ω
SWITCHING CHARACTERISTICS (No	ote 4)				•		
Turn-On Delay Time	t _{d(on)}				6.7		ns
Rise Time	t _r	VGS = 10 V. VDD = 15 \	/. In = 1.0 A.		4.3		7
Turn-Off Delay Time	t _{d(off)}	V_{GS} = 10 V, V_{DD} = 15 V, I_{D} = 1.0 A, R_{G} = 3.0 Ω			20		7
Fall Time	t _f				16		1
DRAIN-SOURCE DIODE CHARACTE	RISTICS		•		•	•	•
Forward Diode Voltage	V_{SD}		T _J = 25°C		0.78	1.0	V
		$V_{GS} = 0 \text{ V}, I_{S} = 6.25 \text{ A}$	T _J = 125°C		0.60		1
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V}, \text{ d}_{IS}/\text{d}_t = 100 \text{ A/}\mu\text{s}, \\ I_S = 6.25 \text{ A}$			32		ns
Charge Time	t _a				15.5		1
Discharge Time	t _b				16.5		1
Reverse Recovery Charge	Q _{RR}				24		nC

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.





GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (V)

Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge





Figure 9. Resistive Switching Time Variation versus Gate Resistance



V_{SD}, SOURCE-TO-DRAIN VOLTAGE (V)

Figure 10. Diode Forward Voltage versus Current





Figure 11. Maximum Rated Forward Biased Safe Operating Area




T_J, STARTING JUNCTION TEMPERATURE (°C)

Figure 12. Maximum Avalanche Energy versus **Starting Junction Temperature**

PACKAGE DIMENSIONS

DFN6 5*6*1 1.27 PITCH (SO8 FL) CASE 488AA-01 **ISSUE B**



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSION D1 AND E1 DO NOT INCLUDE MOLD FLASH PROTRUSIONS OR GATE

	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	0.90	0.99	1.20		
A1	0.00		0.05		
b	0.33	0.41	0.51		
С	0.23	0.28	0.33		
D		5.15 BSC			
D1	4.50	4.90	5.10		
D2	3.50		4.22		
E	6.15 BSC				
E1	5.50	5.80	6.10		
E2	3.45		4.30		
е	1.27 BSC				
G	0.51	0.61	0.71		
K	0.51		-		
L	0.51	0.61	0.71		
L1	0.05	0.17	0.20		
М	3.00	3.40	3.80		
θ	0 °		12 °		


- STYLE 1: PIN 1. SOURCE 2. SOURCE

 - 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN

Α В 0.10 С Ф 0.05 e/2 C **E2**

BOTTOM VIEW

SOLDERING FOOTPRINT*



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and was are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.